IEEE 1450.1-2005 PDF
Original price was: $360.00.$180.00Current price is: $180.00.
IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450-1999) for Semiconductor Design Environments
IEEE , 09/30/2005
File Format: PDF
- Description
Description
IEEE 1450.1-2005 PDF
Define structures in STIL to support usage as semiconductor simulation stimulus; including: 1) mapping signal names to equivalent design references, 2) interface between Scan and BIST, and the logic simulation, 3) data types to represent unresolved states in a pattern, 4) parallel or asynchronous pattern execution on different design blocks, and 5) expression-based conditional execution of pattern constructs. Define structures in STIL to support the definition of test patterns for sub-blocks of a design (i.e., embedded cores) such that these tests can be incorporated into a complete higher-level device test. Define structures in STIL to relate fail information from device testing environments back to original stimulus and design data elements.
Enhance the STIL language definition to support the usage of STIL in the design environment. This includes extending the execution concept to support STIL as a stimulus language, to allow STIL to be used as an intermediate form of data, and to allow STIL to capture design information needed to port simulation data to device test environments. In addition, define extensions to support the definition of sub element tests, and to define the mechanisms to integrate those tests into a complete device test. This effort is to be done in conjunction with IEEE P1500 which is defining standards for the definition and integration of embedded cores. Finally, define the constructs necessary to correlate test failure information back to the design environment, to allow debug and diagnosis operations to be performed based on failure information in STIL format.
New IEEE Standard – Inactive-Reserved. Replaced by IEC 62526 Ed. 1 (2007-11. Standard Test Interface Language (STIL) provides an interface between digital test generation tools and test equipment. Extensions to the test interface language (contained in this standard) are defined that (1) facilitate the use of the language in the design environment and (2) facilitate the use of the language for large designs encompassing subdesigns with reusable patterns.
